An end cap calorimeter system has been added to the MARK II detector in preparation for its use at the SLAC Linear Collider. The calorimeter uses 8744 rectangular proportional counter tubes. This paper describes the design features of the data acquisition electronics that has been installed on the calorimeter. The design and use of computer-based test stands for the amplification and signal-shaping components is also covered.
INTRODUCTION
The MARK II detector system will soon be installed in its third collider. It was originally installed on the SPEAR storage ring at SLAC in 1977, where it ran for two years. In 1979, it was moved to PEP, where it was used from December 1979 to April 1984. Recently, it was chosen to be the first detector system to be installed on the SLAC Linear Collider (SLC), which will become operational in 1986.
In preparation for the SLC installation, the detector has been undergoing modifications and upgrades. This paper is concerned with one of those upgrades: the End Cap Calorimeter.
The End Cap Calorimeter uses an array of aluminum proportional tubes of rectangular cross-section-0.9 x 1.5 cm. Layers of proportional tubes are sandwiched between layers of 3 mm thick lead. Each layer contains 244 tubes. The layers are toroidal in nature, with an outer diam of 2.95 m and an inner diam of 0.67 m. A portion of a layer is shown in the sketch of Fig. 1 . To conform to the geometry of the cross-section, the tubes vary in length from 44 to 280 cm. Thirty-six of these layers of tubes and lead are laminated to form each end cap. The assembled end cap is 0.51 m thick which corresponds to 18 radiation thicknesses. Each end cap has 8784 proportional tubes. In order to reduce the number of electronic signal channels to 1276 per endcap, the anodes of small groups of tubes (-7 Fig. 4 . It consists of an operational amplifier followed by a buffer of unity gain. Together with the preamplifier, it generates standardized pulse shapes from the proportional tube signals. are substituted in this equation, it is found that the waveform peaks at t = 3.5 us. Also, the peak is broad enough that the amplitude is constant to within 1% for 600 ns near t = 3.5 us. The result is that the charge deposited by a track is digitized to within 1% regardless of the position of the track within a proportional tube. The broad peak also allows for the 50 ns sampling window of the SHAM digitizer.
TO SHFf1
Summing Amplifier
The summing amplifier generates an output proportional to the sum of summing signals from eight shaping TFOSL"IN amplifiers. These outputs are further surrmned as necessary to develop an energy-sensitive trigger. With respect to a beam crossover, the arrival of primary electrons at a proportional tube wire can vary by up to -200 ns, according to whether the particle track intersects a wire or a side of the proportional tube. However, the digitizer samples (with a 50 ns time jitter) the signal from the shaping amplifier at a fixed time with respect to crossover. To accomodate this uncertainty and to allow for the sampling time of the digitizer, the shaping amplifier must deliver a pulse shape whose peak amplitude is constant to within 1% for 250 ns.
Digitization
Output signal pulses from the shaping amplifiers are diyitized by a CAMAC-based system described else- Calibration pulses are generated by an FET chopper. The amplitude of the pulses is controlled by a dc voltage, labelled "DC Pulse Amplitude" in Fig. 3 . The chopper is enabled or disabled by a control signal from one bit of the 8-bit shift register shared by seven other preamplifier cards. If enabled, the chopper forces a charge signal on the preamplifier input on command of the Timing Pulse. Design parameters for the calibration include a 0.5% stability over time and a resolution of 1%.
CONSTRUCTION
The physical partitioning of system components was dictated by a typical tradeoff. On the one hand, for noise considerations, amplifier inputs should be close to the chambers; this puts them in an area that is inaccessible while the beams are colliding. On the other hand, one is concerned about the effects of failures in equipment that can be serviced only when the beam is down. To alleviate this concern, the system designer: 1) puts as many components as possible in inhabitable areas, and 2) takes care to reduce the scope of the effect of a component failure in the inaccessible equipment. In addition, he provides diagnostic tools to help identify the location of faults so that maintenance time is minimized-particularly maintenance time that reduces beam time.
In view of these factors, the preamplifiers, shaping amplifiers and summing amplifiers are physically located on the endcap doors, with a max of about 4 m of cable between the preamplifier input and the chamber tubes to which it is connected. These three types of amplifiers were each constructed on individual, plugin, printed circuit cards about 1 x 4 in. (see Fig. 8 ). They are supported on "mother-boards". A mother board has a capacity of 32 channels--32 each of preamplifiers and shaping amplifiers, and four summing amplifiers. It also contains the calibration pulse circuitry that is common to a group of 32 channels. The mother boards also distribute the high voltage to groups of 16 preamplifier inputs (and thus to the chambers). In the MARK II End Cap Calorimeter, these requirements are satisfied by a calibration system that can inject test pulses into the preamplifiers or into the shaping amplifiers. The amplitudes of these pulses and the channels which receive the pulses are both computer controlled.
Physical Partition
The parts of the calibration system are distributed. The actual test pulse is generated on the preamplifier card with a level set by a DAC on the motherboard. The DAC level is set by a CAMAC calibration controller in the electronics house, which is 200 ft from the end cap.
The test pulse is generated on the preamplifier card with an FET chopper and a flip-flop that enables or disables the chopper as shown in Fig. 3 . In order to take into account tolerance on the value of the calibration capacitor, an adjustment is provided which is set during the initial preamplifier testing so that each channel receives the same charge for a given test pulse amplitude.
Individual flip-flops on the preamplifier cards are connected into eight-bit shift registers, as shown in 
Operation
All mother boards can receive data or transmit data on a bit-serial bus. This bus carries data and command information between the mother boards and the CAMAC control module. The data are transmitted differentially from the CAMAC control module to a receiver board in each crate which busses the data on the crate backplane. The format of the data transmitted on the serial bus is shown in Fig. 5b . Each transmission consists of two 16-bit words. The first word, the Address-Control-Status word, has an eight-bit address field which uniquely identifies every eight-bit shift register in the system, a three-bit control field which sets the direction of data flow and the kind of operation being performed, and a three-bit status field which reports errors. The second word is the DAC or Shift-Register Data word, with 12 bits used for data to/from a DAC register and eight bits to/from a shift regi ster.
Each DAC and each eight-bit shift register in the system has a unique address on the serial bus. Under computer control, 12-bit data words can be loaded into the DAC on any mother board, controlling the amplitude of the calibration pulses generated on that mother board. For checking, the data word can be read back from the DAC register to the CAMAC module.
Also, under computer control, eight-bit data words (test-pulse masking patterns) can be loaded into any addressed shift register. These data words can also be read back for checking. With appropriate Address-Control-Status and data words, any control flip-flop on any preamplifier card can be set or reset. The associated FET chopper is thus enabled or disabled, controlling whether charge is injected into its preamplifier in response to the timing pulse. The amplitude of the test pulse on each mother board can also be set, resulting in a very flexible system in which any pattern of channels can be pulsed with controllable amplitude.
In the normal operation of the detector, a standardized calibration is done about every eight hours.
This calibration pulses all the channels in the system in various combinations and reads back the digitized data in exactly the same way as data are normally acquired. The response of each channel as a function of DAC amplitude is measured and the result is fit to a quadratic function. Constants are calculated which are used to correct each data word acquired during operation. Also, various criteria are applied to the calibration data and then fit to determine that the channel is behaving normally. For example, the gain must fall within specified tolerances and the variation of the measured amplitude must not vary too much from pulse to pulse. A typical calibration consists of 200 test "events" with 10 amplitudes and takes about one min for data acquisition and fitting for 2552 channels. The results of the calibration are available to the operator in several forms, from a simple good-or-bad answer to plots of the data and the fit and residuals. Figure 6 is an example of a plot of the data and residuals which is available in real time for each channel. Often the information provided by the calibration is sufficient to identify a faulty component in the system.
TEST STANDS
This project required the construction of a large number of individual components--2800 preamplifiers, 2800 amplifiers and 350 summing amplifiers. In such a situation, the use of automated test stands is strongly indicated. Accordingly, two computer-operated test stands were designed and built, one for the preamplifiers and one for the amplifiers. A third manually operated test stand was built for the summing amplifiers. In the following, the preamplifier test stand is described as an example. Other tests-pulse shape tests, for example--require analysis of the time structure of signals. In such cases, a charge-coupled-device (CCD) is used to acquire and store 455 analog samples of a pulse at a 10 MHz rate. The samples are subsequently read out of the CCD at a slower rate, and individually digitized.
The results of the digitizations are then available to the software used in time response, gain, linearity, transconductance and noise tests. In addition, four 20 ns delay units, residing on the interface board, can be used to provide an effective sampling rate of 50 MHz. This finer time resolution is applied in the measurement of rise times. The use of a CCD introduces some non-linearity in the signal measurement which is calibrated and corrected for in software.
All programming for the IBM PC was done in compiled BASIC. The system is designed to be usable by relatively unskilled personnel. The user plugs a preamplifier card into the module, then pushes the indicated key to start the test. After he enters the serial number of the card, the process proceeds independently, executing the series of tests in automatic sequence. Only the last test--normalization of the calibration pulser on the card--requires manual intervention. In this process the operator is required to adjust a potentiometer on the card. He is given a graphical display on the PC screen indicating which direction the potentiometer should be turned. The PC responds with a tone when the adjustment is complete. At the conclusion of the test sequence, a printed report is generated. The complete series of tests requires -1 min per preamplifier card.
